Previous attempts to capture the phenomenon of output don't care sequences for a component in an FSM network have been incomplete. We demonstrate that output don't care sequences for a component can be expressed using a set of observability relations given that its state transition function is kept unchanged. Each observability relation is permissible in the sense that any implementation compatible with one of them is feasible. The representation for a set of permissible observability relations is not unique. We provide a method to find a set with the minimum number of permissible relations. We briefly discuss the exploitation of permissible observability relations in state minimization, circuit implementation and signal encoding. We have implemented these methods and present some preliminary results on a few small artificially constructed examples.
Introduction
The flexibility in implementing an isolated combinational logic circuit can be expressed by don't cares. For an individual component in a hierarchically designed combinational logic circuit, a Boolean relation, an observability relation or a symbolic relation is required to express all possible implementations [3, 1, 10, 17] . This freedom in implementation is due to reduced controllability and observability from the environment. By exploiting this information, we often can achieve a better implementation for that component.
Similarly, sequential don't cares are important in the optimization of sequentialcircuits. Several approaches have been proposed. For example, in [11] , unreachable states and equivalent states are exploited in the logic optimization of an isolated sequential circuit. Damiani et al. [5] introduced the notion of synchronous relations to deal with the logic optimization of pipelined sequential circuits. This approach is motivated by a circuit implementation point of view. On the other hand, a transition relation can be used to represent an isolated finite state machine (FSM). This allows us to deal with symbolic information, i.e. with unencoded machines. Incompletely specified information often refers to possible implementations. Exploiting this information may also change the state minimality of a machine. In general, a transition relation can be regarded as an observability relation or a symbolic relation. State minimization for an isolated machine has been well studied [13, 8] . Although state minimality does not imply that the resultant logic circuit after state encoding is minimized, it is generally regarded as a good starting point for state encoding to get smaller logic implementations.
In the case of sequential don't cares for an individual component in a network of FSM's, 1 we may need to consider sequences of don't cares. There are a few studies related to this problem [9, 6, 14, 19] . Although by flattening a network of FSM's into a composite machine we may perform global optimization, the composite machine is often too big to be handled by synthesis tools. To perform hierarchical synthesis, we must consider the interaction between components. The computation and exploitation of don't care information is crucial for the quality of the resultant circuit implementation.
The computation of don't care information for a component in an FSM network is much harder than its counterpart in combinational logic. We divide this problem into two parts: sequential input and output don't cares. In this paper, we deal with the latter. Consider the cascade machine in Figure 1 . The flexibility in implementing M1 when cascaded with M2 is called sequential output don't cares. This was studied by Devadas [6] , and later by Rho et al. [14] who generalized Devadas' procedure to compute fixed-length output don't care sequences.
In this paper, after reviewing previous work in section 3 , we explain why the notion of information lossyness introduced in [14] can not completely characterize the phenomenon of output don't care sequences. Then, we discuss the difficulties in computing and expressing these. We demonstrate that output don't care sequences for a component can be expressed using a set of observability relations given that its state transition function is kept unchanged. In section 5, we propose an implicit enumeration algorithm which exactly computes them. Each observability relation is permissible in the sense that the behavior of the network is preserved. We describe how to exploit them in state minimization, circuit implementation and signal encoding. Finally, we give some preliminary results on some artificially constructed circuits.
Preliminaries 2.1 Finite Automata and Finite State Machines
A deterministic finite automaton (DFA), A, is a quintuple (K;Σ; ; q 0 ; F ) where K is a finite set of states, Σ an alphabet, q0 2 K the initial state, F K the set of final states, and the transition function, :
is a quintuple (K;Σ; ; q 0 ; F ) where , the transition relation, is a finite subset of K Σ K, and Σ the set of all strings obtained by concatenating zero or more symbols from Σ. An input string is accepted by A if it ends up in one of final states of A. The language accepted by A, L(A), is the set of strings it accepts.
A finite state machine (FSM), M , is a six-tuple (I ; O; Q; ; ; q 0 ) , where I is a finite input alphabet, O a finite output alphabet, Q a finite set of states, the transition function, the output function, and q0 the initial state. A machine is of Moore type if does not depend on the inputs, and Mealy otherwise. An FSM can be represented by a state transition graph (STG). A machine in which transitions under all input symbols from every state are defined is a completely specified machine; in other words, both and are complete functions. Otherwise, a machine is incompletely specified.
A distinguishing sequencefor two states q1, q2 2 Q is a sequence of inputs such that when applied to M , the last input produces different outputs depending whether M started at q1 or q2. In a completely specified machine M , two states q1 and q2 are equivalent if there is no distinguishing sequence. In an incompletely specified machine M , two such states q1 and q2 are compatible. Similarly, a state in M2 has co-reachable states in M1.
Set Computation and Operators
Let B designate the set f0;1g. Reduced ordered binary decision diagrams (BDD's) [2] are well suited to represent the characteristic functions of subsets of a set, and efficient algorithms exist to manipulate them to perform all standard Boolean operations. As a result, the above set operations can be done efficiently.
The reachable states can be computed efficiently using implicit state enumeration techniques introduced by Coudert et al. [4] . This approach is based on representing a set of states by a characteristic function which can be manipulated effectively using BDD's. In the following, we represent an FSM implicitly by a characteristic function using BDD's. 
Previous Work 3.1 Observability Relation for Combinational Logic
In a hierarchically designed combinational logic circuit, all possible implementations can be represented by a single Boolean relation, an observability relation or a symbolic relation 2 [3, 1, 10, 17] . For example, as shown in Figure 2 , M is a cascade machine M1 M2, where M1 and M2 are combinational circuits. Let O(x;z), O1(x;y), and O2(y;z)be the observability relations of M , M1, and M2, respectively. If O(x;z) and O2(y;z)are given, O1(x;y) can be computed as follows :
O1(x;y) = 9 z ( O ( x; z) O 2 ( y;z)) . O1(x;y) captures all possible implementations of M1 without violating the desired behavior of the cascade machine M . Exploiting this freedom in implementation often leads to better logic implementations.
Sequential Output Don't Cares
If M1 and M2 in Figure 2 are FSM's, computing the flexibility in implementing M1 is much harder. Devadas [6] addressed this problem as computing sequential output don't cares for M1 and proposed a simple heuristic to compute partial don't care information for M1. Consider a transition edge e in the STG of M1. Let the output symbol of e be v1. Devadas' procedure first computes the co-reachable states in M2 corresponding to the present state of transition e. If for every corresponding co-reachable state in M2, an output symbol v2 from M1 drives machine M2 to produce the same output and next state as the original output symbol v1 from M1 does, then the output part fv1g of e is expanded to fv1; v 2 g . This is repeated on e for each output symbol v2 of M1. Then the above process is repeated for each transition edge e in the STG of M1. This output expansion procedure does not change state reachability of the composite machine M1 M2.
This procedure, in fact, is restrictive 3 . First, it considers only one transition edge of M1 at a time, and excludes the possibility of simultaneous output expansions among all transition edges. That is, an expanded output symbol in a transition edge may depend on the expanded output symbols of the other transition edges. Furthermore, next states need not be the same when an output expansion takes place. To be more specific, the set of co-reachable states for each state in M1 may change due to simultaneous output expansions. In the next subsection, we show this by example.
Output Don't Care Sequences
Later, Rho et al. [14] considered sequences of output don't cares and used the notion of information lossyness to explain the phenomenon of these sequences in a cascade machine. A machine is said to be information lossless if given the initial state, the final state and the output sequence, the corresponding input sequence can be uniquely determined. A machine that is not lossless is said to be lossy. A state s of a machine is said to be a lossy state if starting from s there exist two distinct finite-length input sequences such that their output sequences and final states are the same. An information lossless machine cannot contain any lossy states.
Consider the cascade machine M1 M2 in Figure 1 . Rho et al. [14] interpreted that output don't care sequences for M1 are due to the lossyness of M2. Based on this explanation, if M2 has no lossy states, there are no output don't care sequences for M1. In this sense, only lossy states in M2 need to be considered for computing output don't care sequences. Accordingly, they gave the following definitions for equivalent sequences and equivalent machines. Input sequences that lead a driven machine M2 from the same initial state s to the same final state t and produce the same output sequences, are said to be equivalent with respect to state s. Thus, state s is a lossy state. Two machines M 0 1 and M 00 1 are said to be equivalent with respect to M2 if and only if for each input sequence they produce output sequences that are in the same equivalence class of input sequences of M2, i.e. ending in the same final state if M2 is state-minimal.
According to the above definitions, a heuristic was proposed in [14] to compute a subset of fixed-length output don't care sequences for M1. This is an extension of Devadas' procedure [6] . To compute fixed-length, say k-length, equivalent sequences in M2, this procedure first unrolls M1 and M2 for k-length time frames. Let the unrolled machines of M1 and M2 be M k 1 and M k 2 , respectively. An unrolled machine has the same state space as that of the original machine except that for each transition edge the input part is a k-length input sequence, and the output a k-length output sequence. By such a construction, k-length equivalent sequences starting at a state s of M k 2 can be computed. In contrast, Devadas' procedure computesequivalent value from a state s in M2. Then the output part of each transition edge in M k 1 can be expanded using the same rationale in Devadas' procedure except that a consistency check needs to be performed between the input and output part of all transition edges in M This procedure is an elegant extension of [6] . However, their interpretation of output don't care sequences is not general. By their definition, output don't care sequences for M1 can be interpreted as those input sequences starting from the initial state of M2 (assumed to be lossy and state-minimal), producing the same output sequence, and ending in the same final state. Their reasoning is as follows. If the output sequence of M2 is altered, so is the overall behavior of the cascade. Also, if the final state is different, the behavior of the cascade changes, unless the new final state is equivalent to the original one.
There are several factors not considered in this reasoning. First, output sequences from M1 may change the equivalence of states in M2 simultaneously, since the complement of output sequences from M1 are input don't care sequences for M2, which may change the state minimality of M2 [9] . During the process of exploiting output don't care sequences for M1, the output function of M1 is changed at the same time. Consequently, we are unable to assume that state minimality of M2 is invariant.
Secondly, by definition, different input sequences applied to an information lossless machine may produce the same output sequences, but end in different final states. Consequently,if M2 produces the same output sequences for different input sequences, it is not necessarily lossy. In other words, there might exist output don't care sequences even if M2 is information lossless. For example, machine M in Figure  3 (a) is information lossless and state-minimal. Input sequences (11 ) and (00 ) produce the same output sequences (01 ), but do not end in the same final state. As a consequence, it is not necessary that input sequences which produce the same output sequences end in the same final state even when the driven machine is state-minimal. Moreover, this argument is not valid even for a lossy and state-minimal machine. An example is machine N shown in Figure 3 (b) . N is lossy since state 1 is a lossy state 4 . Input sequences (00) and (10) produce the same output sequences (01) , but do not end in the same final state.
Consider the cascade machine M M1 M2 as shown in Figure   4 . This is an example where there are output don't care sequences for M1 even when M2 is state-minimal and information lossless. Let vi denote the output value of a transition edge ei in the STG of M1. The value of (v1; v 2 ; v 3 ; v 4 ; v 5 ; v 6 ) in Figure 4 is (0; 1; 0; 1; 0; 1). Since the output sequences of M1 are f0;1g
, there are no input don't care sequences for M2. Thus, we cannot use any input don't care information to simplify M2 first. If we apply Devadas' [6] or Rho's [14] procedures, we cannot find any sequential output don't cares for M1. However, any one of the following values of (v1; v 2 ; v 3 ; v 4 ; v 5 ; v 6 ) preserves the same behavior as M1 M2. Consequently, the previous definitions of machine equivalence for the driving machine do not include all possible machines which when cascaded by M2 produce the same behavior as the original cascade machine. As a matter of fact, the general definition of machine equivalence should be the following : two machines M1 0 and M1 00 are equivalent with respect to M2 if and only if M1 0 M2 and M1 00 M2 have the same input/output behavior. This specifies the full flexibility for implementing M1. Therefore, this should be regarded as the general definition of sequential output don't cares.
Permissible Observability Relations
As mentioned earlier, an incompletely specified FSM can be expressed by a symbolic relation. Using this representation for an isolated FSM, two kinds of don't care information can be conveyed. The first is known as input-incompletely-specified don't cares or unspecified transitions. They characterize the situation that a given input symbol never occurs when a machine is in a particular state, since there are limited kinds of sequences that can be applied to the machine. The other kind is called output-incompletely-specified don't cares. They occur when we are not interested in an output symbol associated with a given state or state transition. In the following, we investigate whether this representation is powerful enough to convey sequential don't cares for a component in an interacting FSM network.
In a cascade circuit M1 M2 as shown in Figure 1 , we can compute input don't cares sequences for M2 by keeping M1 unchanged. The general procedure known to solve this problem is due to Kim and Newborn [9] . This procedure summarizes output sequences from M1 by an NFA A 0 , and then transforms A 0 into a minimal DFA A.
The equivalent machine to M2 with input don't care sequences is the product machine A M 2 . The input don't cares sequences of M2 are unspecified transitions in the resultant product machine. This product machine captures all input don't cares sequences, and we can represent it as an incompletely specified FSM. As a consequence, a single observability relation is sufficient to implicitly express input don't care sequences.
On the other hand, a single observability relation may not be sufficient to express output don't care sequences. We can compute output don't care sequences for M1 by keeping M2 unchanged. An FSM can be regarded as a language transducer, i.e. transforming a regular language to another regular language. Therefore, output sequences from M1 can be expressed by a regular language, say L(M o 1 ). We can define an equivalence class of languages with respect to M2,
, such that any language in this equivalence class can be generated by a certain machine M 0 1 which preserves the same behavior as M1 M2 when cascaded with M2. Next, we explain the intrinsic difficulties in computing sequential output don't cares even when we adopt the definition of machine equivalence from [14] , i.e. equivalent input sequences end up in the same final state if M2 is state-minimal in isolation. Rho's procedure [14] computes fixed-length equivalent sequences, and then expands these to be output don't care sequences Figure 5 . Using this naive approach, we can check all possible output functions one by one to find all feasible solutions. We may need m k invocations of FSM equivalence checking.
We can interpret the above approach as simultaneous output expansions among all transition edges. An expanded output symbol in a transition edge may be dependent on the expanded output symbols of other transition edges. Consequently, the flexibility of implementations captured by the above approach is more than for outputincompletely-specified don't cares in an isolated FSM. All feasible output functions possibly may not be expressed by a single observability relation. In fact, a set of observability relations is needed. We show this in the next section. Each observability relation is permissible in the sense that any output function compatible with one of the observability relations corresponds to a possible implementation.
In the next section, we present an implicit algorithm which finds all such feasible output functions by executing FSM equivalence checking once. Figure 6 : A transition defined in T.
Computation of Permissible Observability Relations
f(v), the feasible output assignment function.
Our goal is to compute all 1 0 2 Λ1 such that M1j 1 0 M2 preserves the same behavior as M1 M2. This is pictorially explained in Figure 5 .
Reachability Relation
Here, we present an implicit enumeration method based on a generalization of implicit FSM equivalence checking. The most important step in the FSM equivalence checking is the computation of reachable states. The state space for our equivalence checking is Q1 Q2 Q, 
Definition 5 A reachability relation is a function F : S V B such that F(s;v) = 1 if and only if s is reachable from the initial state when the output function is M(v).
For an output assignment v, the transition relation of M1j M(v) is T1j M(v) . We can compose T1j M(v) , T2, and TM, and then use implicit reachability computation to check whether G in Figure 5 is a tautology.
However, this is an explicit enumeration method since we need to enumerate explicitly for all v 2 V . To perform implicit enumeration, we construct an abstract transition relation for M1, T 0 1 , as follows. First, give a labeling for each transition edge in M1. Let hbe a k-valuedvariable. We substitute j, i.e. the literal h fjg , for the output part of ej. The abstract transition relation is T 0 1 (i1; p 1 ; n 1 ; h ) . Let the transition relation of M2 be T2(i2; p 2 ; n 2 ; o 2 ) and that of M, TM(iM; p M ; n M ; o M ) . Define T(i; h; i2; p ; n ; o 2 ; o M ) = T 0 1 T 2 T M , where i = i1 = iM, p = ( p 1 ; p 2 ; p M ) and n = ( n 1 ; n 2 ; n M ) . The initial state is q0 = (q1 0 ; q 2 0 ; q M 0 ) . The motivation for constructing the abstract transition relation, T 0 1 , is explained below. T contains all possible transitions for any composite machine of M1j M(v) , M2, and M. Consider a transition defined in T(i; h; i2; p ; n ; o 2 ; o M ) as shown in Figure 6 . The expression associated with this transition is (i h i2 o2 oM). Let the value of h be j. It means that when the output value of ej in M1 is equal to that of i2, this transition is made, and vice versa. Different output values of transition edge ej result in different output assignments. Therefore, this provides a way to relate output assignments to transitions in T.
Since F S V , F is a finite set. In the following theorem, we demonstrate that the reachability relation can be computed by a least fixed point computation.
Theorem 5.1 5 Let P(p;n; v) be defined as follows : 
Feasible Output Assignment Function
An FSM can be regarded as a language transducer, i.e. transforming a regular language to another regular language. If M2 is completely specified, M2 maps I2 to another regular language. That is, for all input sequences, the behavior of M2 is defined. First, we consider the case when M2 is completely specified. For each output assignment v, there is a corresponding set of reachable states in S. This results in Tj M(v) , the transition relation of the composite machine of M1j M(v) , M2 and M. If there are different values between o2 and oM in a transition of Tj M(v) , G in Figure 5 is not a tautology. Therefore, v is not a feasible output assignment. An output assignment v is infeasible if and only if Tj M(v) has a transition with (o2 6 oM). Consider a transition in T as shown in Figure 6 . Let the value of h be j, and the value of i2 be r. Therefore, when the output value of ej in M1 is equal to that of i2, this transition is made. State x is reachable if and only if the output assignments are in (F1) p=x . If this transition is with (o2 6 oM), (F1) p=x (vj = r) are infeasible output assignments. We need to enumerate all transitions of T with (o2 6 oM) to compute the set of all infeasible output assignments; the set of feasible output assignments is just the complement. In the following theorem, we present an implicit enumeration method to find the feasible output assignment function, f(v).
Theorem 5.3 (M2 : completely specified)
Let W(p;v) be defined as follows :
The feasible output assignment function f(v) is :
The feasible output assignment function f(v) may be a relatively small subset of all output assignments, V . Moreover, it is not necessary to construct F first using the method in Theorem 5.1, and then remove all infeasible output assignments using Theorem 5.3. We may incrementally remove the infeasible output assignments during the construction of the reachability relation. In the next theorem, we present an incremental approach.
Theorem 5.4 (M2 : completely specified)
The set of feasible output assignments f(v) is the limit of the following sequence, where Cm(p; v) is the reachability relation restricted to fm(v), the feasible output assignment function up to the m-th iteration. P(p;n; v) and W(p;v) are defined in Equations (1) and (2), respectively.
C m 0 = n;p9pfCm 1 P ( p; n; v)g + Cm 1 (4) fm(v) = 9p(Cm 0 W ( p; v)) + fm 1(v) (5) Cm = Cm 0 fm(v) (6) C1 = Cm; f1 = fm if Cm = Cm+1 . (7) In particular, C1 is the reachability relation restricted to f(v), the feasible output assignment function.
When M2 is input-incompletely-specified (i.e. with unspecified transitions), we need to modify the above theorem to compute f(v).
As explained in the previous section, input-incompletely-specified don't cares are due to the interaction with other machines (in our M2 should not have undefined behavior, either. In other words, if v is a feasible output assignment, the output sequences generated by
2 ) ).
Theorem 5.5 (M2 : input-incompletely-specified)
The feasible output assignment function f(v) can be computed using
Equations (3) - (7) except that W(p; v) is defined as follows :
We can compute the feasible output assignment function f(v) using Theorem 5.4 or 5.5 depending on whether M2 is input completely specified. As an example, consider the cascade machine in Figure 4 , where M2 is completely specified. The feasible output assignments f(v) can be computed by the above algorithms.
Relationship Between Feasible Output Assignments and Permissible Observability Relations
The feasible output assignment function, f(v), is a multiple-valued function, thus it can be expressed in terms of a multiple-valued sumof-products. 
fT1j M(f(v)) g is a set of permissible observability relations.
Therefore, all feasible output functions can be expressed in terms of a set of permissible observability relations, and vice versa. By Lemma 5.6, a permissible observability relation covers some feasible output functions. Therefore, the representation for a set of permissible observability relations is not unique. The minimum set of permissible observability relations is a cover which covers all feasible output functions with the minimum number of permissible observability relations. However, this is not true in the sequential case. That is, a minterm of i may map to several minterms of o, but it is dependent on the other minterms of i. Consequently, the notion of Boolean relations must be generalized for hierarchical designed sequential circuits, i.e. sets of permissible observability relations.
Permissible Observability Relations vs. Output Don't Care Sequences
In the next theorem, we state the relationship between the set of permissible observability relations and output don't care sequences. In a sense, our algorithms compute a class of permissible machines, and these machines can be expressed in terms of a set of permissible observability relations.
Although we have only considered one-way-communication circuits (i.e. cascade machines) so far, the above algorithms can be directly applied to compute permissible relations for a component in a two-way-communication circuit as shown in Figure 7 . An interesting extension is to use these algorithms to compute permissible relations for both submachines M1 and M2 in Figure 7 simultaneously. We simply keep both state transition functions of M1 and M2 intact, and then use the above algorithms to get the feasible output function assignments of both machines simultaneously, i.e. the new output assignment space is the Cartesian product of output assignment spaces of M1 and M2. Note that the flexibility in implementing one submachine is dependent on that of the other. That is, their flexibility of implementation need to be compatible. With this approach, we are able to compute this compatible flexibility in implementing these submachines.
Further Discussion
A restriction on our algorithms is that during the computation step the state transition function of M1 is kept unchanged, although the state transition function may change after the exploitation of output don't care information using state minimization procedures for incompletely specified FSM's. This may limit possible exploitation of other output don't care information. Therefore, the don't care information derived using our algorithms may be affected by the given state transition function of M1. In contrast, Rho's procedure [14] employs a heuristic based on state splitting to accommodate don't care information (a subset of output don't care sequences with a fixed-length) as much as possible. Therefore, the state transition function of the component may change. This limits the exploitation of other possible output don't care information as well since the definitions of equivalent sequences in [14] is not general as explained in Section 3.3. Moreover, our algorithms implicitly enumerate infinite-length output don't care sequences using FSM equivalence checking, while Rho's procedure is limited to fixed-length sequences. Besides, our algorithms can be directly applied to handle two-way-communication circuits as shown Figure 7 , and can be extended to compute compatible flexibility in implementing these two interacting components. Based on the above discussion, a possible approach to effectively compute and exploit output don't care sequences is as follows. Some fixed-length output don't sequences can be exploited by using state splitting. Therefore, the state transition function of M1 changes.
Infinite-length output don't care sequences can be implicitly enumerated to check if there exist better feasible output functions under this new transition function. Thus, how to perform state splitting properly such that as much output don't care information as possible can be exploited is of interest. Currently, we are investigating this problem.
Exploitation of Permissible Observability Relations
In the following, we discuss different aspects of exploiting permissible observability relations.
State Minimization
Limited observability may be beneficial in minimizing the number of states of a machine. A machine with the minimum number of states may not have the best implementation. However, it can be a good starting point for state assignment if the machine is not encoded yet, or for sequential logic optimization if the machine is encoded.
However, current state minimization algorithms only manipulate one observability relation (transition relation) at a time. By Lemma 5.6, a cube of f(v) corresponds to a permissible observability relation.
So in order to fully exploit the set of permissible observability relations, one must run state minimization procedures several times. Let p be a prime of f(v). Then T1j M(p) is a prime permissible observability relation which can not be contained in any other permissible observability relations. Therefore, a state minimization procedure needs to be executed as many times as the number of primes of f(v).
Implementation
In the case of combinational logic, a Boolean relation is sufficient to capture all the freedom of implementation. However, in the case of FSM networks, a set of permissible observability relations may be needed to represent output don't care sequences for a component.
Each minterm of f(v) corresponds to a feasible implementation. Now, suppose the machine is encoded. In order to find the best implementation, we need to consider every minterm of f(v). From Theorem 5.8, the minimum number of times we need to run the Boolean relation minimizer to find the best implementation is equal to the number of terms in a minimum sum-of-products for f(v). The rationale is as follows : A product term in the minimized sum-of-products form of f(v) corresponds to a Boolean relation, and every minterm of f(v) is covered by the sum-of-products form with minimum cardinality. Consequently, we can pick the best result from all Boolean minimization executions.
Encoding of Interconnection Signals
Another direct application to permissible observability relations is the encoding of signals between interacting FSM's. We may convert the set of interacting binary signals between components into a symbolic variable for the purpose of re-encoding. For example, let us consider a cascade machine M1 M2. A good output encoding of M1 may be a bad input encoding for M2, and vice versa. Re-encoding can be imagined as a means of moving logic between two interacting machines [6] .
Shen et al. [18] give a formulation to this problem but without experimental results. They simply combine the I/O constraints from each individual component and convert them into a dichotomy covering problem with some conflict resolution techniques. Then they try to satisfy as many constraints as possible. However, this is not an exact formulation since it does not consider the exact output encoding (e.g., GPI's [7] ) or any don't care information (e.g. symbolic relation). Moreover, they did not consider sequential don't cares (e.g. permissible observability relations and input don't care sequences are not used). number of feasible output assignments of the driving machine # rel. :
minimum number of permissible observability relations CPU time :
in seconds on a DEC 5000/260 with 128 MB Permissible observability relations allow us to have many feasible output functions, and in theory these should be useful for encoding the interacting signals.
Experimental Results
In this section, we present some preliminary results. Most of the examples are obtained by interconnecting FSM's from the MCNC benchmarks. These FSM's are completely specified and state-minimal in isolation. Example P is shown in Figure 4 . Table 1 shows the results of some cascade circuits consisting of two FSM's. The minimum number of permissible relations is obtained using ESPRESSO-MV [16] . The CPU time indicated includes both the computation of feasible output assignments and ESPRESSO-MV. Although the feasible output functions of examples ex2-ex5, ex3-bbtas, ex3-ex7, ex5-bbtas and ex5-ex7 can be expressed by a single relation individually, they cannot be computed using either Devadas' or Rho's procedures. In examples bbara-bbtas, P, bbtas-ex5, bbtas-ex7, dk27-lion and ex2-ex7, the minimum number of permissible relations to express the feasible output functions is more than one. The number of feasible output functions in examples ex3-ex5 and ex2-ex3 is one.
Our implicit algorithm based on BDD's deals with all output assignments at a time. With our current implementation, we can handle small-size examples in a reasonable amount of CPU time as shown in Table 1 . In contrast, the explicit algorithm which enumerates all possible output assignments one by one is very inefficient since the number of all output assignments is too large. For instance, there are 2 152 possible output assignments in example ex2-ex7, but only 8704 of them are feasible. The feasible output assignment function, fv, is normally a relatively small subset of V , the set of all output assignments. Therefore, proper BDD variable ordering or use of 0-Sup-BDDs [12] should enhance the ability and efficiency of our algorithms. Currently, we are studying a good BDD variable ordering to handle larger examples.
The output part of a transition edge in a permissible relation is a multiple-valued literal. As pointed out in [6] , pairwise compatibility of a set of states S does not imply S is compatible. Thus, additional checking has to be performed during state minimization. At the present time, there are no state minimization programs with this ability in our logic synthesis system.
Conclusion
We discussed intrinsic difficulties in computing output don't care sequences for a component in an FSM network. We pointed out that these can not be explained using information lossyness [14] . We demonstrated that output don't care sequences for a component can be expressed using a set of permissible observability relations given that its state transition function is kept unchanged. We presented a novel approach to exactly compute them. The representation for a set of permissible observability relations is not unique. We provided a method to find a set with the minimum number of permissible observability relations. We also discussed the applications of permissible observability relations in different contexts, such as state minimization, circuit implementation and signal encoding.
